As an attractive option of future non-volatile memories (NVM), resistive random access memory (RRAM) has attracted more attentions. Due to its high density and low power, one memristor (1R) crossbar is a dominant RRAM structure. In this paper, we propose a logic operation-based design for testability (DFT) architecture for 1R crossbar testing. In this architecture, memristor-aided logic (MAGIC) NOR gates are embedded to check whether all the cells in the crossbar are 0 s or not at a time. A March-like test algorithm is also presented for the proposed architecture, which covers all modeled faults. The test time is reduced drastically with a little area overhead.
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Introduction
One memristor (1R) crossbar [1] , which is a dominant RRAM structure, is a promising candidate in next-generation high-performance, high-density, emerging non-volatile storage architecture. However, due to its immature manufacture process, memristive crossbar is prone to defects and requires efficient test methods for precise fault models with short test time. A number of test methods and fault models are proposed to test memristive crossbar [2, 3, 4, 5] till now. The modeled faults can be classified as single-cell faults and coupling faults [2] . A single-cell fault is defined as the fault behavior of the cell only affecting itself, including Stuck-at 0, Stuck-at 1, Slow Write 0, Slow Write 1, Deep-0, Deep-1, Deep-1/0 [2] and Disturb Read [3] . A coupling fault is defined as a transition in a cell (called aggressor cell) causing an unexpected change in another cell (called victim cell). In 1R crossbar, a coupling fault only occurs for the cells on adjacent wires in the same layer [4] . Kannan et al. modeled the defects in a memristor caused by parametric variations during its fabrication [2] . Then, a testing scheme uses sneak paths inherent in crossbar memories, to test multiple memory elements at the same time, thereby reducing testing time.
Besides RRAM, memristor can also be used for logic operations, including stateful logic [6] and memristor-aided logic (MAGIC) [7] .
In Fig. 1(a) , the resistance of a memristor is changed by the electrical current. When a current flows into the device, the resistance increases. When a current flows out of the device, the resistance decreases. In MAGIC NOR function design, all input memristors are connect each other with the same direction in parallel. The output memristor connects to all input memristors with the opposite direction in series as described in Fig. 1(b) .
There are two steps for MAGIC NOR function. The first step initializes the output memristor to low resistance R on . R on and high resistance R off represent logic 1 and 0 in this brief respectively. In the second step, a voltage V 0 is applied to all input [7] . In 1 ; In 2 . . . In N are input memristors, Out is a output memristor.
memristors. The voltage across the output memristor depends upon the resistance of the input and output memristors. When the resistances of all input memristors are R off , if the voltage across the output memristor is less than its reset voltage V off , the resistance of output memristor is still in its initial state. If at least one input memristors' resistance is R on , the resistance of output memristor is changed to R off . To meet these situations, V 0 should satisfy the following expression.
To keep the resistance of the input memristors, the voltage across the input memristors should be less than their set voltage V on .
Therefore, V 0 should satisfy the following expression to derive the correct logic of MAGIC NOR with keeping the states of input memristors.
In this brief, we propose an efficient logic operation-based DFT architecture for 1R crossbar. Furthermore, a Match-like test algorithm is described to support the proposed DFT architecture.
DFT architecture with MAGIC NOR logic
MAGIC NOR operation can be used to check whether all the cells in a crossbar are 0 s or not at a time. If there exists one cell with logic 1, the output memristor turns logic 0, which is different to the case with all 0 s. We can use this logic operation to replace read 0 operation. The test time is reduced drastically. Fig. 2 shows the proposed DFT architecture with MAGIC NOR logic for 1R crossbar. There is a memristor on each crosspoint. For MAGIC NOR operation does not change the states of input memristors, and can be placed within memristor crossbar array, we only need to add a row memristors as the output memristors. In our DFT architecture, we add the memristors on the last row as the outputs of MAGIC NOR logic function. NOR Read/Set Select (NRSS), NOR Write Select (NWS) and NOR Read Selects (NRSs) signals are added to control the realization of MAGIC NOR logic function. There are five operations on test mode, including Write, Read, NOR Logic Set, NOR Logic Write and NOR Logic Read operations.
During Write operation, the Write Select Rows (WSRs) and the Write Select Columns (WSCs) are valid in the rows and the columns of the target memristors. The cells in the same rows or columns can be written by the same logic value simultaneously. For Write 1 operation, a voltage ÀV Cwrite applies to the selected column, while a voltage of V on À V Cwrite applies to a selected rows, where V Cwrite is a positive constant. Consequently, V on applies to target memristors whose states are changed to logic 1. For Write 0 operation, a voltage V off À V Cwrite applies to the selected column, while a voltage of ÀV Cwrite applies to a selected rows. Consequently, V off applies to target memristors whose states are changed to logic 0.
During Read operation, all Read Selects (RSs) are valid. The read voltage (V read ) applies to the column, where the WSC is valid. Then, the output current is considered to be the current across R s on all rows. The states of the selected cells are read out.
There is NOR logic function on each column. The memristors on rows, where WSRs are valid, are the inputs of NOR gate. The memristor on the n þ 1 row is the output of NOR gate. All or part of NOR logic functions can be performed simultaneously. There are three operations of NOR logic function to realize traditional Read operation.
NOR Logic Set operation: The NRSS and WSCs of the columns, where the memristors need to be initialized, are valid. Other control signals are invalid. The voltage of V on À V Cwrite and ÀV Cwrite is applied to the last row and the columns, respectively. Consequently V on is applied to target memristors. The states are changed to logic 1.
NOR Logic Write operation: Before this operation, NOR logic set operation usually needs to be performed. After NOR logic set operation, the WSRs in the rows of target memristors and NWS are valid. Other control signals are invalid. A voltage V NW applies to the rows, where the WSRs are valid. Here, V NW satisfies Expression 3. The results of NOR logic in each column are stored to the added memristors c nþ1; x . The cell c nþ1; x keeps its state 1, when all cells are logic 0 in the valid rows and column x. Otherwise, the cell c nþ1; x is changed to logic 0. In this operation, all added memristors can be written in parallel.
NOR Logic Read operation: The NRSS and NRSs of each column are valid, other control signals are invalid. A read voltage V read is applied to the last row. Then, the output current is considered to be the current across R s on all columns.
March-like test algorithm
To detect coupling faults of traditional RAM, March test algorithm applies a sequence of operations to a given memory cell before proceeding to the next cell. Therefore, all the cells should be tested several times one by one [8] . Compared with traditional RAM, 1R crossbar has simpler structure. The coupling faults only occur for the cells on adjacent wires in the same layer. Therefore, an efficient March test algorithm needs to be proposed.
A March-like test algorithm for our DFT architecture is proposed to cover all the modeled faults in a 1R crossbar shown as follows. 
where R, W, NS, NW and NR denote Read, Write, NOR Logic Set, NOR Logic Write and NOR Logic Read operations. The subscripts o, e, x denote odd, even, both odd and even of rows or columns respectively. R xx and W xx represent Read and Write all cells in a crossbar. NS xx , NW xx and NR xx represent to set all the added memristors, to perform NOR operation, and to read out the states of the added memristors. We can see that NS xx , NW xx and NR xx is equivalent to Read 0 on all cells in a crossbar. In N Â N memristive crossbar, instead of N read cycles, it only needs 1 read and 2 write cycles using our DFT architecture. This March-like test algorithm consists of 20 elements, which are separated by semicolons. Subsequently, we explain which elements of the March-like test algorithm can detect the modeled faults as follows. 1) Stuck-at 1 (SA1): These faults can be sensitized by W0 and detected by R0. The faults of the cells located in the odd rows and the odd columns are sensitized by element M1 and detected by element M2. The faults of other cells in the crossbar are sensitized and detected by elements M3 and M6 respectively. 2) Stuck-at 0 (SA0): These faults can be sensitized by W1 and detected by R1.
The faults of the cells located in the even rows and the even columns are sensitized by element M8 and detected by element M9. The faults of other cells in the crossbar are sensitized and detected by elements M13 and M14 respectively. 3) Slow Write 0 (SW0): These faults can be initialized by W1, sensitized by W0, and detected by R0. Therefore, the element M16 initializes the fault of all cells in the crossbar, and the element M17 sensitizes the fault, then the element M20 detects them. 4) Slow Write 1 (SW1): These faults can be initialized by W0, sensitized by W1, and detected by R1. Therefore, the element M7 initializes the fault of all cells in the crossbar, and the elements M8 and M13 sensitize the faults of the cells located in even rows and even columns, and other cells in the crossbar respectively. Then the elements M9 and M14 detect them. 5) Deep-0: These faults can be initialized by two W0, be sensitized by W1 and detected by R1. The element M3 initializes the faults of all cells in the crossbar as the first W0. The element M7 initializes the faults of all cells in the crossbar as the second W0. The elements M8 and M13 sensitize the faults of the cells located in even rows and even columns, and other cells in the crossbar respectively. Then, the faults can be detected by elements M9 and M14 in our March-like test algorithm. 6) Deep-1: These faults can be initialized by two W1, be sensitized by W0 and detected by R0. The element M13 initializes the faults of all cells in the crossbar as the first W1. The element M16 initializes the faults of all cells in the crossbar as the second W1. The element M17 sensitizes the faults of all cells in crossbar. Then, the faults can be detected by element M20 in our March-like test algorithm. 7) Deep-1/0: These faults have the characteristics of both Deep-1 and Deep-0 faults. Therefore, the test method of either Deep-1 or Deep-0 is also effective in detecting the faults. 8) Disturb Read (DR): In our DFT, Read and Write 0 operations have the same bias voltage direction. During Read operation, the selected cell is flipped if the original data is logic 1, which appears to be Disturb Read-1 fault. For this fault, it can be sensitized by R1 and detected by another succession of R1. In our March-like test algorithm, the element M14 sensitizes the faults of all cells in crossbar and the element M15 detects them. 9) Coupling Fault: The coupling faults only occurs for the cells on adjacent wires in the same layer. Therefore, all coupling faults can be sensitized by W0 on odd rows and odd columns and detected by R1 of all cells except the written cells or W1 on even rows and even columns and detected by R0 of all cells except the written cells. In our March-like test algorithm, the faults can be sensitized by M1 or M8 and detected by M2 or M9, M12. Table I summarizes the faults in a 1R crossbar detected by our March-like test algorithm, and the elements that initialize, sensitize and detect the faults. Fig. 3(a)-(g) show the situations with SA-1, SA-0, SW0, SW1, Deep-0, Deep-1 and DR fault in c 11 , which can be detected by M2, M14, M20, M14, M14, M20 and M15, respectively. The coupling faults in c 11 are detected by M2. Fig. 3(h), (i) show short cases between the first column and the second column, and between the first row and the second row. From Fig. 3 , we can see all modeled faults can be detected by March-like test algorithm.
For N Â N memristor crossbar, the test time of our March-like test algorithm is 7=2N read, 7 write and 3 NOR cycles, due to R xe needs N=2 read cycles. In our experiment, NOR logic Write time and NOR logic Set time are the same as Write time, and NOR logic Read time is the same as Read time. Therefore, the total test time is ð7=2N þ 3Þ Ã Read þ 13 Ã Write.
As is shown in Table II , our method reduced one order of test time compared with sneak path testing [2] and short write testing [10] methods. The area overhead in our method is N memristors, 2N transistors and N resistors for NOR logic read module, 2 transistors for NRSS and NWS signals. If the read module is reused for different blocks, the area overhead is N Ã Memristor þ 2ðN þ 1Þ Ã Transistor þ N Ã Resistor. 
Conclusions
In this brief, a DFT architecture with MAGIC NOR logic and a March-like test algorithm for this architecture have been proposed. The faults of memristive crossbar are simulated by Spice simulation. The March-like test algorithm requires ð7=2N þ 3Þ Read and 13 Write cycles, and a little area overhead for N Â N memristor crossbar. In the future, we will consider to further reduce test time by adding some modules for Read 1 operation.
